

020408 - 3
1.08




Fig. 1.




Fig. 2




Fig 3





Fig. 4

Array. / N 210



LOGIC SHIFT DIRECT MODE

Fig. 5.

09616971-671900




Fig 6

000010011110010001000000






Fig. 7




Configuration Register Write

Fig. 8



Configuration Register Read


Fig. 9



SHIFT TIMING

Fig. 10

0000100011001100



Direct In

Fig. 11